## (19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 29 September 2005 (29.09.2005)

PCT

## (10) International Publication Number WO 2005/089421 A3

- (51) International Patent Classification<sup>7</sup>: H01R 13/648
- (21) International Application Number:
  PCT/US2005/008892
- (22) International Filing Date: 16 March 2005 (16.03.2005)
- (25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

60/554,258

17 March 2004 (17.03.2004) US

- (71) Applicant (for all designated States except US): QUALITAU, INC. [US/US]; 915 Walsh Avenue, Santa Clara, California 95050 (US).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): CUEVAS, Peter, P. [US/US]; 114 Elena Way, Los Gatos, California 95032 (US).
- (74) Agent: HODES, Alan, S.; Beyer Weaver & Thomas LLP, P. O. BOX 70250, Oakland, California 94612-0250 (US).


- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

## **Published:**

with international search report

[Continued on next page]

(54) Title: ELECTRICAL CONNECTOR FOR SEMICONDUCTOR DEVICE TEST FIXTURE AND TEST ASSEMBLY



(57) Abstract: interconnect An assembly is for use in connection a semiconductor device under test (DUT) having a plurality of leads to electronic test equipment. The interconnect assembly includes a cable including a plurality of wires with at lest one wire for sensing a signal from a DUT, at least one wire for a forcing signal to the DUT, and at least one wire for a guarding signal driven by the same electrical potential as the forcing signal. A male connector includes the plurality of wires, an outer metal coating surrounding the plurality of wires, and an insulating coating around the outer metal coating. A receptacle connector is for receiving the male connector and plurality of wires with corresponding contacts.

## 

(88) Date of publication of the international search report:
4 May 2006

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.